Attorney Docket No.: 46602.11421

## AMENDMENTS TO THE CLAIMS:

 (Currently amended) A method for fabricating a gate electrode, wherein said method-comprising comprises:

providing a substrate;

forming a first barrier layer on said substrate;

forming a dielectric layer with a high dielectric constant on said first barrier layer,

performing a post-deposition annealing to said dielectric layer;

depositing a second barrier layer on said dielectric layer;

forming a metal gate layer on said barrier layer; and

removing a portion of said metal gate layer, said second barrier layer, said dielectric layer, and said first barrier layer to form a gate electrode on said substrate.

- (Previously presented) The method according to claim 1, wherein the step of forming said first barrier layer comprises a first nitrogen-containing rapid thermal process.
- 3. (Currently amended) The method according to claim 2, wherein said first nitrogen-containing rapid thermal process further emprising comprises an ammonia rapid thermal process.
- 4. (Original) The method according to claim 2, wherein the temperature of said first nitrogen-containing rapid thermal process is between 600 °C to 750 °C.
- 5. (Currently amended) The method according to claim 2, wherein the duration of said first nitrogen-containing rapid thermal process is between the 10 to and 20 minutes.

Attorney Docket No.: 46602.11421

- 6. (Original) The method according to claim 1, wherein the material of said first barrier layer is selected from the group consisting of silicon dioxide (SiO<sub>2</sub>), silicon nitride (SiN<sub>x</sub>), and silicon oxynitride (SiON).
- 7. (original) The method according to claim 1, wherein the material of said dielectric layer is selected from the group consisting of zirconium dioxide (ZrO<sub>2</sub>), hafnium dioxide (HfO<sub>2</sub>), zirconium silicates (Zr-silicates), hafnium silicates (Hf-silicates), La<sub>2</sub>O<sub>3</sub> (lanthanum oxide), Y<sub>2</sub>O<sub>3</sub> (yttrium oxide), and Al-doped Zr-silicate ((Al<sub>2</sub>O<sub>3</sub>)(ZrO<sub>2</sub>)<sub>x</sub>(SiO<sub>2</sub>)<sub>1-x-y</sub>).
- 8. (Original) The method according to claim 1, wherein said dielectric layer with said high dielectric constant is about 10.
- 9. (Currently amended) The method according to claim 1, wherein the steps of said fabricating said gate electrode on said substrate further-comprising comprises:

performing a post-deposition annealing to said dielectric layer;

depositing a second barrier layer on said dielectric layer;

depositing a metal gate layer on said second barrier layer;

forming a photoresist layer on said metal gate layer; and

sequentially etching said metal gate layer, said second barrier layer, said dielectric

layer, and said first barrier layer to form a gate electrode on said substrate.

10. (Original) The method according to claim 1, wherein the temperature of said post-deposition annealing is between 700 °C to 900 °C.

Attorney Docket No.: 46602.11421

- 11. (Original) The method according to claim 1, wherein the duration of said post-deposition annealing is between 20 to 45 minutes.
- 12. (Currently amended) The method according to claim 1, wherein the material of said second barrier layer is selected from the group consisting of silicon dioxide (SiO<sub>2</sub>), silicon nitride (SiN<sub>x</sub>), and silicon oxynitride (SiON)TiN<sub>x</sub> and TaN<sub>x</sub>.
- 13. (Original) The method according to claim 1, further comprising a second nitrogen-containing rapid thermal process treatment to treat said gate electrode.
- 14. (Previously presented) The method according to claim 13, wherein said second nitrogen-containing rapid thermal process comprises an ammonia rapid thermal process.
- 15. (Original) The method according to claim 1, wherein the material of said metal gate layer is selected from the group consisting of tantalum (Ta), tantalum nitride (TaN<sub>x</sub>), and TaRu<sub>x</sub>N<sub>y</sub> (tantalum-ruthenium-nitrogen).
- 16. (Original) A method for fabricating a gate electrode, said method comprising:

providing a substrate;

treating said substrate by a first nitrogen-containing rapid-thermal process to form a first barrier layer thereon;

depositing a dielectric layer with a high dielectric constant on said first barrier layer;

Attorney Docket No.: 46602.11421

performing a post-deposition annealing process on said dielectric layer;

forming a second barrier layer on said dielectric layer,

forming a metal gate layer on said second barrier layer;

forming a photoresist layer on said metal gate layer;

sequentially etching said metal gate layer, said second barrier layer, said dielectric layer, and said first barrier layer to form a gate electrode on said substrate; and performing a second nitrogen-containing rapid thermal process on said gate electrode.

- 17. (Currently amended) The method according to claim 16, wherein said first nitrogen-containing rapid thermal process further comprising comprises an ammonia rapid thermal process.
- 18. (Previously presented) The method according to claim 16, wherein the temperature of said first nitrogen-containing rapid thermal process (NH<sub>3</sub> RTP) is between 600°C to 750°C.
- 19. (Original) The method according to claim 16, wherein the duration of said first nitrogen-containing rapid thermal process is between 10 to 20 minutes.
- 20. (Original) The method according to claim 16, wherein the material of said first barrier layer is selected from the group consisting of silicon dioxide (SiO<sub>2</sub>), silicon nitride (SiN<sub>x</sub>), and SiON (silicon oxynitride).
- 21. (Original) The method according to claim 16, wherein said dielectric layer is selected from the group consisting of zirconium dioxide (ZrO<sub>2</sub>), hafnium dioxide (HfO<sub>2</sub>),

Attorney Docket No.: 46602.11421

zirconium silicates (Zr-silicates), hafnium silicates (Hf-silicates,  $La_2O_3$  (lanthanum oxide),  $Y_2O_3$  (yttrium oxide), and Al-doped Zr-silicate ((Al<sub>2</sub>O<sub>3</sub>)(ZrO<sub>2</sub>)<sub>x</sub>(SiO<sub>2</sub>)<sub>1-x-y</sub>).

- 22. (Original) The method according to claim 16, wherein said dielectric layer with said high dielectric constant is about 10.
- 23. (Original) The method according to claim 16, wherein said performing post-deposition annealing comprises a post-deposition annealing in nitrogen gas.
- 24. (Original) The method according to claim 23, wherein the temperature of said post-deposition annealing is between 700 °C to 900 °C.
- 25. (Original) The method according to claim 23, wherein the duration of said post-deposition annealing is between 20 to 45 minutes.
- 26. (Original) The method according to claim 16, wherein the material of said second barrier layer is selected from the group consisting of silicon dioxide (SiO<sub>2</sub>), silicon nitride (SiN<sub>x</sub>), and SiON (silicon oxynitride).
- 27. (Original) The method according to claim 16, wherein the material of said metal gate layer is selected from the group consisting of tantalum (Ta), tantalum nitride (TaN<sub>x</sub>), and TaRu<sub>x</sub>N<sub>y</sub> (tantalum-ruthenium-nitrogen).

Attorney Docket No.: 46602.11421

- 28. (Original) The method according to claim 16, wherein said second nitrogen-containing rapid thermal process further comprising an ammonia rapid thermal process.
- 29. (Original) A method for forming the gate electrode, said method comprising:

providing a substrate;

treating said substrate by a first ammonia rapid thermal process (NH<sub>3</sub> RTP) to form a first barrier layer on said substrate;

chemical vapor depositing a dielectric layer on said first barrier layer, wherein the dielectric constant of said dielectric layer is about 10;

performing a post-deposition annealing in nitrogen gas on said dielectric layer; chemical vapor depositing a second barrier layer on said dielectric layer; chemical vapor depositing a metal gate layer on said second barrier layer; forming a photoresist layer on said metal gate layer;

sequentially etching said metal gate layer, said second barrier layer, said dielectric layer, and said first barrier layer to form a gate electrode on said substrate; and performing a second ammonia rapid thermal process (NH<sub>3</sub> RTP) on said gate electrode to form a surface inhibition layer on the sidewall of said gate electrode.

- 30. (Original) The method according to claim 29, wherein the temperature of said first ammonia rapid thermal process (NH<sub>3</sub> RTP) is between 600 °C to 750 °C.
- 31. (Original) The method according to claim 29, wherein the duration of said first ammonia rapid thermal process (NH<sub>3</sub> RTP) is between 10 to 20 minutes.

Attorney Docket No.: 46602.11421

- 32. (Original) The method according to claim 29, wherein material of said first barrier layer is selected from the group consisting of silicon dioxide (SiO<sub>2</sub>), silicon nitride (SiN<sub>x</sub>), and silicon oxynitride (SiON).
- 33. (Original) The method according to claim 29, wherein said dielectric layer is selected from the group consisting of zirconium dioxide (ZrO<sub>2</sub>), hafnium dioxide (HfO<sub>2</sub>), zirconium silicates (Zr-silicates), and hafnium silicates (Hf-silicates), and La<sub>2</sub>O<sub>3</sub> (lanthanum oxide), Y<sub>2</sub>O<sub>3</sub> (yttrium oxide), and Al-doped Zr-silicate ((Al<sub>2</sub>O<sub>3</sub>)(ZrO<sub>2</sub>)<sub>x</sub>(SiO<sub>2</sub>)<sub>1-x-y</sub>).
- 34. (Original) The method according to claim 29, wherein the temperature of said post-deposition annealing is between 700 °C to 900 °C.
- 35. (Original) The method according to claim 29, wherein the duration of said post-deposition annealing is between 20 to 45 minutes.
- 36. (Currently amended) The method according to claim 29, wherein the material of said second barrier layer is selected from the group consisting of silicon dioxide (SiO<sub>2</sub>), silicon nitride (SiN<sub>\*</sub>), and SiON (silicon oxynitride) TiN<sub>x</sub> and TaN<sub>x</sub>.
- 37. (Currently amended) The method according to claim 29, wherein the temperature of said second ammonia rapid thermal process is about 600 [[a]] °C.
- 38. (Original) The method according to claim 29, wherein the duration of said second ammonia rapid thermal process is about 20 minutes.

Attorney Docket No.: 46602.11421

39. (Original) The method according to claim 29, wherein said surface inhibition layer comprises  $TaN_x$ .